



- ☐ Tentative Specification
☐ Preliminary Specification
☒ Approval Specification

MODEL NO.: V400HK2

SUFFIX: LE2

Customer:

APPROVED BY

SIGNATURE

Name / Title

Note

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	Apple Wen

**CONTENTS**

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION.....	5
1.4 GENERAL SPECIFICATIONS.....	5
1.5 MECHANICAL SPECIFICATIONS.....	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT.....	7
2.2 PACKAGE STORAGE	8
2.3 ELECTRICAL ABSOLUTE RATINGS.....	8
2.3.1 TFT LCD MODULE.....	8
2.3.2 BACKLIGHT CONVERTER UNIT.....	8
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD MODULE	9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION	12
3.2.1 LED LIGHT BAR CHARACTERISTICS	12
3.2.2 CONVERTER SPECIFICATION	12
3.2.3 CONVERTER INTERFACE CHARACTERISTICS.....	13
4. BLOCK DIAGRAM OF INTERFACE	15
4.1 TFT LCD MODULE	15
5. INPUT TERMINAL PIN ASSIGNMENT.....	16
5.1 TFT LCD MODULE INPUT	16
5.2 CONVERTER UNIT.....	19
5.3 BLOCK DIAGRAM OF INTERFACE.....	20
5.4 LVDS INTERFACE	22
5.5 COLOR DATA INPUT ASSIGNMENT	23
6. INTERFACE TIMING.....	24
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	24
6.2 POWER ON/OFF SEQUENCE	27
7. OPTICAL CHARACTERISTICS.....	28



7.1 TEST CONDITIONS	28
7.2 OPTICAL SPECIFICATIONS	29
8. PRECAUTIONS.....	33
8.1 ASSEMBLY AND HANDLING PRECAUTIONS.....	33
8.2 SAFETY PRECAUTIONS	33
9. DEFINITION OF LABELS	34
9.1 MODULE LABEL	34
9.2 CARTON LABEL.....	35
10. PACKAGING	36
10.1 PACKAGING SPECIFICATIONS.....	36
10.2 PACKAGING METHOD.....	36
11. MECHANICAL CHARACTERISTICS.....	38

**REVISION HISTORY**

Version	Date	Page(New)	Section	Description
Ver. 2.0	Dec. 27, 2010	All	All	The approval specification was first issued.
Ver. 2.1	Jan. 24, 2011	9	3.1	Power Consumption, Power Supply Current
		24	6.1	Horizontal Active Display Term
		29	7.2	Min. of Center Luminance of White

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V400HK2-LE2 is a 40" TFT Liquid Crystal Display module with LED Backlight unit and 4ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 1.07G colors (8-bit+FRC). The converter module for backlight is built-in.

1.2 FEATURES

- High brightness (450 nits)
- High contrast ratio (5000:1)
- Fast response time (Gray to gray average 6.5 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs
- Public Display Application
- Home Theater Application
- MFM Application

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	885.6 (H) x 498.15 (V) (40" diagonal)	mm	(1)
Bezel Opening Area	891.7 (H) x 504.8 (V)	mm	
Driver Element	a-Si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.15375 (H) x 0.46125 (V)	mm	-
Pixel Arrangement	RGB Vertical Stripe	-	-
Display Colors	1.07G	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare Coating (Haze 11%)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

**1.5 MECHANICAL SPECIFICATIONS**

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	920.2	921.7	923.2	mm	(1)
	Vertical (V)	536.3	537.8	539.3	mm	(1)
	Depth (D)	20.5	22	23.5	mm	(2)
	Depth (D)	22.4	23.9	25.4	mm	(3)
Weight		-	6950	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.

Note (3) Module Depth is between bezel to converter cover.

2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	TST	-20	+60	°C	(1)
Operating Ambient Temperature	TOP	0	50	°C	(1), (2)
Shock (Non-Operating)	SNOP	—	50	G	(3), (5)
Vibration (Non-Operating)	VNOP	—	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. ($T_a \leq 40^\circ\text{C}$)

(b) Wet-bulb temperature should be 39°C Max. ($T_a > 40^\circ\text{C}$)


(c) No condensation

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65°C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65°C . The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for $\pm X, \pm Y, \pm Z$

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	

2.3.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Light Bar Voltage	VW	—	39.6	VRMS	
Converter Input Voltage	VBL	0	30	V	(1)
Control Signal Level	—	-0.3	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and Internal PWM Control.

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

(Ta = 25 ± 2 °C)


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V _{CC}	10.8	12	13.2	V	(1)
Rush Current		I _{RUSH}	—	—	5.005	A	(2)
Power Consumption	White Pattern	P _T	—	6.48	7.956	W	(3)
	Black Pattern			6.48	8.112		
	Horizontal Pattern			13.26	14.82		
Power Supply Current	White Pattern	—	—	0.54	0.663	A	(3)
	Black Pattern	—	—	0.54	0.676		
	Horizontal Pattern	—	—	1.105	1.235		
LVDS interface	Differential Input High Threshold Voltage	V _{LVTH}	+100	—	—	mV	(4)
	Differential Input Low Threshold Voltage	V _{LVTL}	—	—	-100	mV	
	Common Input Voltage	V _{CM}	1.0	1.2	1.4	V	
	Differential input voltage (single-end)	V _{ID}	200	—	600	mV	
	Terminating Resistor	R _T	—	100	—	ohm	
CMOS interface	Input High Threshold Voltage	V _{IH}	2.7	—	3.3	V	
	Input Low Threshold Voltage	V _{IL}	0	—	0.7	V	

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition :



Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at $V_{CC} = 12\text{ V}$, $T_a = 25 \pm 2^\circ\text{C}$, $f_v = 120\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern





Active Area

b. Black Pattern




Active Area

c. Horizontal Pattern



Note (4) The LVDS input characteristics are as follows :



3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LED LIGHT BAR CHARACTERISTICS

(Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Total Current (6 String)	If	—	720	763.2	mA	
One String Current	I _L	—	120	127.2	mA	
One String Voltage	V _W	29.7	—	39.6	V _{DC}	I _L =120 mA
One String Voltage Variation	△V _W	—	—	2	V	
Life time	—	30,000	—	—	Hrs	(1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = 25±2°C, I_L =120 mA

3.2.2 CONVERTER SPECIFICATION

(Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Consumption	P _{BL}	—	57	66	W	(1),(2) I _L = 120 mA
Converter Input Voltage	V _{BL}	22.8	24	25.2	V _{DC}	
Converter Input Current	I _{BL}	—	2.375	2.75	A	Non Dimming
Input Inrush Current	—	—	—	3.7	A _{peak}	V _{BL} =24V, (I _L =typ.) (3)
Dimming Frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	5	10	—	%	(4)

Note (1) The power supply capacity should be higher than the total converter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.

Note (2) The measurement condition of Max. value is based on 40" backlight unit under input voltage 24V, average LED current 120 mA and lighting 1 hour later.

Note (3) The duration of rush current is about 30ms.

Note (4) 5% minimum duty ratio is only valid for electrical operation.

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Test Condition	Value			Unit	Note	
				Min.	Typ.	Max.			
On/Off Control Voltage	ON	V_{BLON}	—	2.0	—	5.0	V		
	OFF		—	0	—	0.8	V		
External PWM Control Voltage	HI	V_{EPWM}	—	2.0	—	5.25	V	Duty ON	(5)
	LO		—	0	—	0.8	V	Duty OFF	
Error Signal		ERR	—	—	—	—	V	Abnormal : Open Connector Normal : GND	(4)
VBL Rising Time		$Tr1$	—	30	—	—	ms	10%-90% V_{BL}	
Control Signal Rising Time		Tr	—	—	—	100	ms		
Control Signal Falling Time		Tf	—	—	—	100	ms		
PWM Signal Rising Time		T_{PWMR}	—	—	—	50	us		
PWM Signal Falling Time		T_{PWMF}	—	—	—	50	us		
Input Impedance		R_{IN}	—	1	—	—	$M\Omega$		
PWM Delay Time		T_{PWM}	—	100	—	—	ms		
BLON Delay Time	T_{on}		—	300	—	—	ms		
	T_{on1}			300			ms		
BLON Off Time		T_{off}	—	300	—	—	ms		

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.


Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions :

Turn ON sequence: VBL → PWM signal → BLON


Turn OFF sequence: BLOFF → PWM signal → VBL

Note (4) When converter protective function is triggered, ERR will output open collector status.

Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers following figure.




100%



4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE





5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE INPUT

CNF2 Connector Pin Assignment (187060-41221(P-TWO) or Equivalent)

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	
4	N.C.	No Connection	
5	N.C.	No Connection	
6	N.C.	No Connection	
7	N.C.	No Connection	
8	N.C.	No Connection	
9	GND	Ground	
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0	
11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0	
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2	
16	GND	Ground	
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3	
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4	
24	N.C.	No Connection	(1)
25	N.C.	No Connection	
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0	
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	
31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	
32	GND	Ground	
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	
35	GND	Ground	
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	
37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	
38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
40	N.C.	No Connection	(1)
41	N.C.	No Connection	

CNF1 Connector Pin Assignment (187059-51221(P-TWO) or Equivalent)


Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(2)
8	N.C.	No Connection	(1)
9	N.C.	No Connection	
10	N.C.	No Connection	
11	GND	Ground	
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0	
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0	
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair 1 2	
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2	
18	GND	Ground	
19	CH1CLK-	First pixel Negative LVDS differential clock input.	
20	CH1CLK+	First pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3	
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4	
26	N.C.	No Connection	(1)
27	N.C.	No Connection	
28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	
29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	N.C.	No Connection	(1)
43	N.C.	No Connection	
44	GND	Ground	

45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

Note (1) Reserved for internal use. Please leave it open.

Note (2) Low or Open: VESA Format (default), connect to GND. High: JEIDA Format, connect to +3.3V.

Note (3) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement as below.



Note (4) LVDS 4-Port Data Mapping

Port	CH of LVDS	Data Stream
1st Port	First pixel	1, 5, 9,, 1913, 1917
2nd Port	Second pixel	2, 6, 10,, 1914, 1918
3rd Port	Third pixel	3, 7, 11,, 1915, 1919
4th Port	Fourth pixel	4, 8, 12,, 1916, 1920

**5.2 CONVERTER UNIT**

CN1 : S14B-PH-SM4-TB (JST) or CI0114M1HR0-LA (CvilLux)


Pin No	Symbol	Feature
1	VBL	+24V
2		
3		
4		
5		
6	GND	GND
7		
8		
9		
10		
11	ERR	Normal (GND) Abnormal (Open Collector)
12	BLON	BL ON/OFF ON: Hi(2 ~ 5V) OFF: 0~0.8V/ GND
13	NC	NC
14	E_PWM	External PWM Control 5%~100% duty (Open for 100%)

Note (1) If Pin14 is open, E_PWM is 100% duty.

CN2~CN5 : 51281-1094 (Molex)

Pin No	Symbol	Feature
1	VLED6-	Positive of LED String
2	VLED5-	
3	VLED4-	
4	VLED3-	
5	VLED2-	
6	VLED1-	
7	NC	No Connection
8	NC	
9	VLED+	Negative of LED String
10	VLED+	

5.3 BLOCK DIAGRAM OF INTERFACE





AR0~AR9	First Pixel R Data	BR0~BR9	Second Pixel R Data
AG0~AG9	First Pixel G Data	BG0~BG9	Second Pixel G Data
AB0~AB9	First Pixel B Data	BB0~BB9	Second Pixel B Data
		DE	Data enable signal
		DCLK	Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9	Third Pixel R data	DR0~DR9	Fourth Pixel R data
CG0~CG9	Third Pixel G data	DG0~DG9	Fourth Pixel G data
CB0~CB9	Third Pixel B data	DB0~DB9	Fourth Pixel B data

Note (1) A ~ D channel are first, second, third and fourth pixel respectively.


Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

5.4 LVDS INTERFACE

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H



AR0~AR9	First Pixel R Data (9; MSB, 0; LSB)	DE	Data enable signal
AG0~AG9	First Pixel G Data (9; MSB, 0; LSB)	DCLK	Data clock signal
AB0~AB9	First Pixel B Data (9; MSB, 0; LSB)	RSVD	Reserved

5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Color		Data Signal																									
		Red								Green								Blue									
R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0				
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0				
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1				
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1				
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1				
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0				
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1				
Gray Scale Of Red	Red (0) /Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0					
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:					
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:					
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0					
	Red (254)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	Red (255)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
Gray Scale Of Green	Green (0) /Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0					
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0						
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:						
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:						
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0						
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0						
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0						
Gray Scale Of Blue	Blue (0) /Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1					
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:						
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:						
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1						
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1						
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1						

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

(Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	F_{clkin} (=1/TC)	60	74.25	80	MHz	
	Input cycle to cycle jitter	T_{rcl}	—	—	200	ps	(2)
	Spread spectrum modulation range	F_{clkin_mod}	$F_{clkin}-2\%$	—	$F_{clkin}+2\%$	MHz	(3)
	Spread spectrum modulation frequency	F_{SSM}			200	KHz	
LVDS Receiver Data	Setup Time	T_{lvsu}	600			ps	
	Hold Time	T_{lvhd}	600			ps	
Vertical Active Display Term	Frame Rate	F_{r5}		100		Hz	
		F_{r6}		120		Hz	
	Total	T_v	1115	1125	1135	Th	$T_v=T_{vd}+T_{vb}$
	Display	T_{vd}	1080	1080	1080	Th	
	Blank	T_{vb}	35	45	55	Th	
Horizontal Active Display Term	Total	T_h	520	550	670	Tc	$T_h=T_{hd}+T_{hb}$
	Display	T_{hd}	480	480	480	Tc	
	Blank	T_{hb}	40	70	190	Tc	

Note (1) Please make sure the range of pixel clock has follow the below equation :


$$F_{clkin(max)} \geq F_{r6} \times T_v \times T_h$$

$$F_{r5} \times T_v \times T_h \geq F_{clkin(min)}$$


Note (2) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

INPUT SIGNAL TIMING DIAGRAM

Note (3) The input clock cycle-to-cycle jitter is defined as below figures. $Trcl = |T_1 - T|$




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.


LVDS RECEIVER INTERFACE TIMING DIAGRAM



6.2 POWER ON/OFF SEQUENCE

($T_a = 25 \pm 2^\circ\text{C}$)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note (1) The supply voltage of the external system for the module input should follow the definition of V_{CC}.

Note (2) Apply the voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of V_{CC} is in off level, please keep the level of input signals on the low or high impedance. If $T2 < 0$, that maybe cause electrical overstress failures.


Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

7. OPTICAL CHARACTERISTICS**7.1 TEST CONDITIONS**

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	VCC	12	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
LED Current	IL	120±7.2	mA
Vertical Frame Rate	Fr	120	Hz

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.




7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_y=0^\circ$ Viewing angle at normal direction	3500	5000	-	-	Note (2)
Response Time		Gray to gray		-	6.5	13	ms	Note (3)
Center Luminance of White		LC		360	450	-	cd/m ²	Note (4)
White Variation		δW		-	-	1.3	-	Note (6)
Cross Talk		CT		-	-	4	%	Note (5)
Color Chromaticity	Red	Rx		Typ. -0.03	0.642	Typ. +0.03	-	-
		Ry			0.331		-	
	Green	Gx			0.290		-	
		Gy			0.614		-	
	Blue	Bx			0.147		-	
		By			0.059		-	
	White	Wx			0.280		-	
		Wy			0.290		-	
	Color Gamut			C.G		72	-	%
Viewing Angle	Horizontal	θx+	CR≥20	80	88	-	Deg.	Note (1)
		θx-		80	88	-		
	Vertical	θY+		80	88	-		
		θY-		80	88	-		

Note (1) Definition of Viewing Angle (θ_x, θ_y) :

Viewing angles are measured by Autronic Cono-80 (or Eldim EZ-Contrast 160R)



Note (2) Definition of Contrast Ratio (CR) :


The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$$

CR = CR (X), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time :

Optical Response



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023, to each other.

Note (4) Definition of Luminance of White (L_C , L_{AVE}) :

Measure the luminance of gray level 1023 at center point and 5 points

$L_C = L (5)$, where $L (X)$ is corresponding to the luminance of the point X at the figure in Note (6).



Note (5) Definition of Cross Talk (CT) :

$$CT = | YB - YA | / YA \times 100 (\%)$$

Where :



YA = Luminance of measured location without gray level 0 pattern (cd/m²)

YB = Luminance of measured location with gray level 0 pattern (cd/m²)



YA = Luminance of measured location without gray level 1023 pattern (cd/m²)


YB = Luminance of measured location with gray level 1023 pattern (cd/m²)



Note (6) Definition of White Variation (δW) :

Measure the luminance of gray level 1023 at 5 points

$$\delta W = \text{Maximum [L (1), L (2), L (3), L (4), L (5)]} / \text{Minimum [L (1), L (2), L (3), L (4), L (5)]}$$



8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- [3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- [6] Do not disassemble the module.
- [7] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [8] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [9] When storing modules as spares for a long time, the following precaution is necessary.
 - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - [9.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10°C, the display quality might be reduced.


8.2 SAFETY PRECAUTIONS

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.

9. DEFINITION OF LABELS

9.1 MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V400HK2-LE2

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

Serial ID: X X X X X X Y M D L N N N N



Serial ID includes the information as below:

Manufactured Date :

Year : 2001=1, 2002=2, 2003=3, 2004=4...2010=0, 2011=1, 2012=2...

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.


Revision Code : Cover all the change

Serial No. : Manufacturing sequence of product

Product Line : 1 → Line1, 2 → Line 2, ...etc.


9.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation.

RoHS	
P.O. NO. _____	
Parts ID. _____	
Model Name <u>V400HK2-LE2</u>	
Carton ID. _____	Quantities _____
 XXXXXXXXXXXXXXXXXX	
Made In China	

(a) Model Name: V400HK2- LE2

(b) Carton ID: X X X X X X Y M D X X X X



Serial ID includes the information as below :

Manufactured Date:

Year: 2010=0, 2011=1, 2012=2...etc.

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O, and U.

Revision Code: Cover all the change


(c) Quantities: 5

10. PACKAGING**10.1 PACKAGING SPECIFICATIONS**

- (1) 5 LCD TV modules / 1 Box
- (2) Box dimensions : 1035(L)x309(W)x625(H)mm
- (3) Weight : approximately 39 Kg (5 modules per box)


10.2 PACKAGING METHOD

Packing method is shown in Figure 10.1 & 10.2







Sea / Land Transportation (40ft Container)



Air Transportation





CHI MEI		奇美電子股份有限公司	
APPROVED:	DATE:	DATE:	DATE:
CHECKED:	DATE:	DATE:	DATE:
DESIGNER:	DATE:	DATE:	DATE:
DRAWER:	DATE:	DATE:	DATE:
TITLE:	DATE:	DATE:	DATE:

NOTE:
1. 3.6mm HOLE MAX. TORQUE 0.05 N·m
2. 3.6mm HOLE MAX. TORQUE 0.05 N·m
3. 3.6mm HOLE MAX. TORQUE 0.05 N·m
4. 3.6mm HOLE MAX. TORQUE 0.05 N·m
5. 3.6mm HOLE MAX. TORQUE 0.05 N·m
6. 3.6mm HOLE MAX. TORQUE 0.05 N·m
7. 3.6mm HOLE MAX. TORQUE 0.05 N·m
8. 3.6mm HOLE MAX. TORQUE 0.05 N·m
9. 3.6mm HOLE MAX. TORQUE 0.05 N·m
10. 3.6mm HOLE MAX. TORQUE 0.05 N·m
11. 3.6mm HOLE MAX. TORQUE 0.05 N·m
12. 3.6mm HOLE MAX. TORQUE 0.05 N·m
13. 3.6mm HOLE MAX. TORQUE 0.05 N·m
14. 3.6mm HOLE MAX. TORQUE 0.05 N·m
15. 3.6mm HOLE MAX. TORQUE 0.05 N·m
16. 3.6mm HOLE MAX. TORQUE 0.05 N·m
17. 3.6mm HOLE MAX. TORQUE 0.05 N·m
18. 3.6mm HOLE MAX. TORQUE 0.05 N·m
19. 3.6mm HOLE MAX. TORQUE 0.05 N·m
20. 3.6mm HOLE MAX. TORQUE 0.05 N·m
21. 3.6mm HOLE MAX. TORQUE 0.05 N·m
22. 3.6mm HOLE MAX. TORQUE 0.05 N·m
23. 3.6mm HOLE MAX. TORQUE 0.05 N·m
24. 3.6mm HOLE MAX. TORQUE 0.05 N·m
25. 3.6mm HOLE MAX. TORQUE 0.05 N·m
26. 3.6mm HOLE MAX. TORQUE 0.05 N·m
27. 3.6mm HOLE MAX. TORQUE 0.05 N·m
28. 3.6mm HOLE MAX. TORQUE 0.05 N·m
29. 3.6mm HOLE MAX. TORQUE 0.05 N·m
30. 3.6mm HOLE MAX. TORQUE 0.05 N·m
31. 3.6mm HOLE MAX. TORQUE 0.05 N·m
32. 3.6mm HOLE MAX. TORQUE 0.05 N·m
33. 3.6mm HOLE MAX. TORQUE 0.05 N·m
34. 3.6mm HOLE MAX. TORQUE 0.05 N·m
35. 3.6mm HOLE MAX. TORQUE 0.05 N·m
36. 3.6mm HOLE MAX. TORQUE 0.05 N·m
37. 3.6mm HOLE MAX. TORQUE 0.05 N·m
38. 3.6mm HOLE MAX. TORQUE 0.05 N·m
39. 3.6mm HOLE MAX. TORQUE 0.05 N·m
40. 3.6mm HOLE MAX. TORQUE 0.05 N·m
41. 3.6mm HOLE MAX. TORQUE 0.05 N·m
42. 3.6mm HOLE MAX. TORQUE 0.05 N·m
43. 3.6mm HOLE MAX. TORQUE 0.05 N·m
44. 3.6mm HOLE MAX. TORQUE 0.05 N·m
45. 3.6mm HOLE MAX. TORQUE 0.05 N·m
46. 3.6mm HOLE MAX. TORQUE 0.05 N·m
47. 3.6mm HOLE MAX. TORQUE 0.05 N·m
48. 3.6mm HOLE MAX. TORQUE 0.05 N·m
49. 3.6mm HOLE MAX. TORQUE 0.05 N·m
50. 3.6mm HOLE MAX. TORQUE 0.05 N·m
51. 3.6mm HOLE MAX. TORQUE 0.05 N·m
52. 3.6mm HOLE MAX. TORQUE 0.05 N·m
53. 3.6mm HOLE MAX. TORQUE 0.05 N·m
54. 3.6mm HOLE MAX. TORQUE 0.05 N·m
55. 3.6mm HOLE MAX. TORQUE 0.05 N·m
56. 3.6mm HOLE MAX. TORQUE 0.05 N·m
57. 3.6mm HOLE MAX. TORQUE 0.05 N·m
58. 3.6mm HOLE MAX. TORQUE 0.05 N·m
59. 3.6mm HOLE MAX. TORQUE 0.05 N·m
60. 3.6mm HOLE MAX. TORQUE 0.05 N·m
61. 3.6mm HOLE MAX. TORQUE 0.05 N·m
62. 3.6mm HOLE MAX. TORQUE 0.05 N·m
63. 3.6mm HOLE MAX. TORQUE 0.05 N·m
64. 3.6mm HOLE MAX. TORQUE 0.05 N·m
65. 3.6mm HOLE MAX. TORQUE 0.05 N·m
66. 3.6mm HOLE MAX. TORQUE 0.05 N·m
67. 3.6mm HOLE MAX. TORQUE 0.05 N·m
68. 3.6mm HOLE MAX. TORQUE 0.05 N·m
69. 3.6mm HOLE MAX. TORQUE 0.05 N·m
70. 3.6mm HOLE MAX. TORQUE 0.05 N·m
71. 3.6mm HOLE MAX. TORQUE 0.05 N·m
72. 3.6mm HOLE MAX. TORQUE 0.05 N·m
73. 3.6mm HOLE MAX. TORQUE 0.05 N·m
74. 3.6mm HOLE MAX. TORQUE 0.05 N·m
75. 3.6mm HOLE MAX. TORQUE 0.05 N·m
76. 3.6mm HOLE MAX. TORQUE 0.05 N·m
77. 3.6mm HOLE MAX. TORQUE 0.05 N·m
78. 3.6mm HOLE MAX. TORQUE 0.05 N·m
79. 3.6mm HOLE MAX. TORQUE 0.05 N·m
80. 3.6mm HOLE MAX. TORQUE 0.05 N·m
81. 3.6mm HOLE MAX. TORQUE 0.05 N·m
82. 3.6mm HOLE MAX. TORQUE 0.05 N·m
83. 3.6mm HOLE MAX. TORQUE 0.05 N·m
84. 3.6mm HOLE MAX. TORQUE 0.05 N·m
85. 3.6mm HOLE MAX. TORQUE 0.05 N·m
86. 3.6mm HOLE MAX. TORQUE 0.05 N·m
87. 3.6mm HOLE MAX. TORQUE 0.05 N·m
88. 3.6mm HOLE MAX. TORQUE 0.05 N·m
89. 3.6mm HOLE MAX. TORQUE 0.05 N·m
90. 3.6mm HOLE MAX. TORQUE 0.05 N·m
91. 3.6mm HOLE MAX. TORQUE 0.05 N·m
92. 3.6mm HOLE MAX. TORQUE 0.05 N·m
93. 3.6mm HOLE MAX. TORQUE 0.05 N·m
94. 3.6mm HOLE MAX. TORQUE 0.05 N·m
95. 3.6mm HOLE MAX. TORQUE 0.05 N·m
96. 3.6mm HOLE MAX. TORQUE 0.05 N·m
97. 3.6mm HOLE MAX. TORQUE 0.05 N·m
98. 3.6mm HOLE MAX. TORQUE 0.05 N·m
99. 3.6mm HOLE MAX. TORQUE 0.05 N·m
100. 3.6mm HOLE MAX. TORQUE 0.05 N·m